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Abstract—Training convolutional neural networks (CNNs) re-
quires intense compute throughput and high memory bandwidth.
Especially, convolution layers account for the majority of ex-
ecution time of CNN training, and GPUs are commonly used
to accelerate these layer workloads. GPU design optimization
for efficient CNN training acceleration requires the accurate
modeling of how their performance improves when computing
and memory resources are increased. We present DeLTA, the first
analytical model that accurately estimates the traffic at each GPU
memory hierarchy level, while accounting for the complex reuse
patterns of a parallel convolution algorithm. We demonstrate that
our model is both accurate and robust for different CNNs and
GPU architectures. We then show how this model can be used
to carefully balance the scaling of different GPU resources for
efficient CNN performance improvement.
Index Terms—GPU, memory system, deep learning, CNN
I. INTRODUCTION
Convolutional neural networks (CNNs) are the state of the
art for various vision applications [1]–[4]. The computation
required for CNNs is a good match for GPUs [1], [5]. The
increasing demand for CNN computation is driving GPU
arithmetic performance, which has been increasing at higher
than its historical rate [6]. However, based on our analysis,
compared to the rapid GPU compute throughput increase
of 32X for the past 9 years, its memory system bandwidth
has improved by only 13X. This memory wall problem can
bottleneck the performance of even the arithmetically-intensive
CNNs, making performance scaling difficult.
It is therefore imperative to balance both arithmetic and
memory performance in architecting a future GPU for efficient
CNN performance scaling. This optimization benefits from
analytical modeling, which can quickly provide insight and
narrow the design space before slower and more resource-
consuming modeling is used (e.g., simulators [7]). Analytical
models also aide in the optimization of software for efficient
HW resource utilization [8], [9]. Prior work on modeling
CNN performance on GPUs focuses on modeling arithmetic
performance with only simplistic and naive modeling of mem-
ory [8]–[11]. While these models are accurate when perfor-
mance is bound by arithmetic throughput, the growing memory
wall has shifted performance bottleneck to the memory system
in many cases.
We present DeLTA—the first analytical GPU model for
CNNs that accurately models both arithmetic performance
and traffic in the memory hierarchy, and that can therefore
be used to identify performance bottlenecks and explore the
optimization space for future designs.
Our GPU CNN performance model is both the first to
model cache traffic in the GPU and the first to handle
the most-commonly used algorithm for convolution (conv)
and fully-connected (FC) layers in GPUs—im2col (image-to-
column) [12]. While a conv layer can be computed by directly
implementing the convolution operator, casting the convolution
problem as a general matrix-matrix multiplication (GEMM)
is both simpler and more efficient on a GPU. Our model is
unique in that it accounts for the complex access locality that
exists in im2col as the algorithm replicates and reorders input
matrices to expose the parallelism needed for effective GPU
acceleration. We demonstrate that only DeLTA is accurate
enough to be use for architectural exploration, while prior
models suggest orders of magnitude more traffic [8]–[11].
Our novel approach separately models the traffic at each
level of the memory hierarchy using the access patterns
exhibited by the cuDNN library [13]. Our model accounts for
how the computation is blocked for locality and parallelism
and how the hardware handles memory accesses in the caches
and the software-managed shared memories.
We then use the modeled traffic at each memory level
and the bandwidths of memories and arithmetic to model
overall performance and identify which resource bounds per-
formance under different system configurations. We validate
DeLTA with four popular CNNs (AlexNet [1], VGG [5],
GoogLeNet [14], and ResNet [15]) executed on two NVIDIA
Pascal GPUs (TITAN Xp and P100) and a Volta GPU (V100),
and show that DeLTA is both accurate and robust across the
diverse layers and architectures. We also demonstrate how
DeLTA can be used for the design-space exploration of future
GPUs and identify interesting tradeoffs for efficient CNN
execution by independently scaling different GPU resources.
To summarize, our main contributions are:
• We introduce DeLTA, a GPU performance model for CNNs.
Unlike prior work, DeLTA accurately models traffic across
all memory hierarchy levels, capturing the data reuse at
the different levels; accurately modeling memory traffic is
critical for future GPU designs where compute throughput
and memory bandwidth must be balanced.
• We are first to analyze and model the memory access pattern
of the im2col convolution algorithm, which is the most-
ar
X
iv
:1
90
4.
01
69
1v
1 
 [c
s.D
C]
  2
 A
pr
 20
19
commonly used algorithm for GPU-accelerated CNNs.
• We validate the high accuracy and robustness of DeLTA
across four popular CNNs and three different GPUs.
• We demonstrate how DeLTA can be used to efficiently
explore future GPU designs and pinpoint specific resource-
scaling opportunities for future GPUs that effectively re-
move bottlenecks that DeLTA identifies.
II. BACKGROUND
A. GPU Architecture
GPUs are designed to accelerate compute-intensive highly-
parallel workloads and therefore: (1) require applications to
express parallelism with many threads, and (2) contain a
large number of very wide SIMD cores, called streaming
multiprocessors (SMs). Each SM processes a warp of 32
threads in lockstep, such that ideally all 32 threads execute
the same instructions. In addition to the processing elements,
each SM contains load store units (LSU), register files (RF),
a shared memory RAM (SMEM), and an L1 cache. The SMs
share access to the L2 cache and DRAM through a crossbar
interconnection network.
GPU workloads are tiled into thread groups called coopera-
tive thread arrays (CTAs). The CTA scheduling mechanism is
assumed to assign SMs to CTAs in a round-robin manner [16].
Each CTA typically consists of multiple thread warps that
execute concurrently to hide memory access latencies. Given
sufficient resources (RF and SMEM), multiple CTAs can
be simultaneously executed within one SM (active CTAs).
Interleaving multiple CTAs improves the ability of the SM
to perform computation while some warps wait for memory.
B. Convolution Layer Workload
CNNs consist of multiple layer types: convolution (conv)
layers extract features from input images, pooling layers
reduce feature dimensions, and fully-connected (FC) layers
generate the score for each prediction class. Especially, conv
layers have been the major focus of architecture research due
to their high computation demands and data reuse [17], [18].
Fig. 1 shows the computation pattern within a conv layer.
To compute a single data element of an output feature map
(OFmap), a vector of input feature maps (IFmaps) are con-
volved by filters (matrices of weights) and accumulated then
activated using a non-linear function such as ReLU [19]. This
conv layer computation is formulated as:
OFmap[k][x][y]=
Ci−1∑
c=0
R−1∑
r=0
S−1∑
s=0
Fil[k][c][r][s]×IFmap[c][x+ r][y + s]
(1)
C, H, W indicate the number of channels, the height and
width of each feature and filter, and i, o, and f denotes
input feature, output feature, and filter respectively. As each
filter is mapped to a combination of IFmaps and OFmaps so
there are Ci ×Co filters. (x, y) indicates the position of filter
in IFmap and it increments by the filter stride. Also, CNN
model is generally trained using a mini-batch of samples (B
in Fig. 1) in parallel which typically ranges 32–512 [20], and
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Fig. 1: The dimensions and computation patterns of a conv layer.
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Fig. 2: Im2col GEMM converted from the convolution in Fig. 1.
The red boxed data show duplicated accesses.
the samples in a mini-batch share filters. Eq. 1 also shows
the high degree of data-reuse within a conv layer; all IFmaps,
filters, and OFmaps are reused during convolution. Given the
high math complexity and abundant data reuse, processing a
conv layer is generally bounded by the compute throughput
of a processor.
C. Convolution Algorithm & GEMM Tiling
Parallel Convolution Algorithm. Image-to-column (im2col)
is one of the most commonly used algorithms for GPU-
accelerated convolution kernels [12], [21] because it works
well for a range of conv layers with different configurations
(e.g., different B,C,H,W ) [22]. To increase data paral-
lelism and GPU resource utilization, im2col transforms the
direct convolution described in Fig. 1 into a single general
matrix-matrix multiplication (GEMM) with three-dimensions
by merging the IFmap and small filter matrices which is
illustrated in Fig. 2. In this example, first, 2×2 filters for
each OFmap channel are converted into columns and stacked
¶. Next, the data elements in the IFmaps are laid out in a
way such that the elements to be multiplied by one filter
(F0) are placed as a column ·. The IFmap matrix data
layout changes depending on the filter size and the convolution
stride. The transformed im2col GEMM has three-dimensions
(M × N × K), which are a function of the convolution
configuration. Im2col duplicates many data elements which
leads to IFmap data reuse in the conv layer (data in red dotted
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Fig. 3: Im2col GEMM blocking and the data movement for process-
ing a CTA per main loop.
boxes). Therefore, compared to the typical GEMM, im2col
GEMM has greater data reuse and benefits more from caches.
GEMM Blocking & Execution Flow. The im2col GEMM is
blocked for efficient execution on a GPU (Fig. 3). The GEMM
blocking divides OFmap matrix with M ×N dimensions into
blkM×blkN blocks of CTAs (blkM and blkN are the blocking
factors for CTA height and width). Also, GEMM K dimension
is also divided by a blocking factor of blkK .
Each blocked GEMM execution flow (accumulation in K
dimension) consists of three phases: prologue, main loop,
and epilogue. During the prologue, each CTA loads blocked
IFmap (blkM×blkK) and filter data (blkN×blkK) from the
global memory (DRAM) to registers. GEMM kernels use input
double buffering [23] to overlap these memory loads and the
computation routine phases. Thus, the data loaded in prologue
are first fetched to registers and transferred to the shared
memory (SMEM) to be used in the first main loop iteration.
The main loops account for the majority of GEMM exe-
cution time. The prefetched data in the SMEM in the prior
main loop iteration (or prologue) is read and used as the input
in the current loop. Specifically, each CTA tile is sub-blocked
into warp tiles with a blocking factor of blkWM×blkWN , and
each warp reads both input data from the SMEM. Then, the
computation pipeline multiplies the features and weights and
accumulates their results in the registers for accumulation. The
data loads, computation, and accumulation operations in the
main loop routine are software pipelined for efficient resource
utilization.
After completing the main loops, at the epilogue stage,
the accumulated results are written to the global memory. As
all data are written to DRAM, the epilogue can significantly
increase the GEMM execution time, particularly when main
loops have a small number of iterations.
III. MOTIVATION AND RELATED WORK
To analyze the performance bottlenecks of GPU-accelerated
data parallel workloads, many GPU performance models have
been proposed [8]–[11], [24]–[26]. In particular, prior models
do in-depth analysis of the parallel GEMM and show high
accuracy [8], [9]. These prior models predict application
performance based on potential execution time bottlenecks
such as computation throughput, instruction fetch/issue slots,
and global memory bandwidth. However, they do not model
the data traffic at each level of GPU memory system hierarchy
which depends on each application’s memory access and data
reuse patterns. The models proposed by Zhou et al. [8] and
Sunpyo et al. [10] include cache miss rate as a parameter but it
is naively set to 1. Such assumptions lead to poor performance
estimation when the parallel workload has high spatial locality.
CuMAPz [27] does consider an application’s shared memory
utilization by analyzing the device code, but does not consider
cache and off-chip memory channel traffic.
Fig. 4 shows the cache miss rates of conv layers used
in GoogLeNet [14] measured on NVIDIA TITAN Xp GPU.
Depending on the layer configuration, the L1 miss rate varies
from 13% to 50% and L2 miss rate ranges from 8% to 90%.
Due to such high traffic variation at different levels of memory
hierarchy, the prior performance models fail to accurately
predict CNN performance. Particularly, given faster GPU
compute throughput scaling than its memory bandwidth, the
architecture research for future GPU designs needs accurate
data traffic modeling.
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Fig. 4: L1 and L2 cache miss rates of the conv layers in GoogLeNet
IV. MEMORY TRAFFIC MODELING
We model the traffic at each level of GPU memory hierarchy
using the granularities of data reuse based on the GEMM
kernel blocking factors. Our traffic model understands the
memory access patterns in the im2col GEMM formed with
a specific conv layer configuration to identify the complex
locality within a access granularity at each memory level.
We use the implicit convolution kernels supported in cuDNN
library, and NVIDIA Pascal GPU as the base architecture. We
use 32b floating point data precision widely used for neural
network training [28]. The minimum memory transaction
granularity is 32B, which corresponds to a single sector of one
128B cache line. We use the performance-efficient BCHW as
the baseline tensor ordering [29], [30].
A. L1 Cache Traffic
As im2col rearranges the memory access layout, the mem-
ory addresses of adjacent IFmap data elements are not contin-
uous. This lowers the spatial locality within each L1 request
coalescence granularity (a warp of 32 threads) causing more
memory requests than needed. Also, if the memory references
are not aligned with the address of the L1 transactions, extra
L1 transactions are made. We estimate traffic by calculating
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it is stacked as a column in the IFmap matrix for GEMM. (b,c) The
data layout of the filter matrix for GEMM.
this L1 request inefficiency affected by each warp’s non-
continuous memory references and its address alignment.
Fig. 5a shows the data layout of a single IFmap traversed
by one element of a 3×3 filter with stride 1 and its im2col
converted form. Convolution typically adds zero padding (Pad)
around an IFmap boundary for better feature extraction. In
our example, the original IFmap size is 4×4 and it includes
pad of 1 which eventually increases the size of IFmap to
6×6. The number on each data element represents the relative
location in the physical memory. As described in Section. II-C,
IFmap data elements visited by a filter data are arranged
as a column (¶). Then, one warp requests L1 loads for 32
threads which are a fraction of an IFmap column (blue boxed
elements in Fig. 5a). To avoid unnecessary data fetch and save
L1 request bandwidth, the L1 loads are coalesced within a
warp and this coalescing granularity becomes the fundamental
access granularity to L1 cache. This corresponds to the L1
cache line size of 128B (4B × 32) for Pascal GPU which
we experimentally validated with assumption. However, even
a warp reads 128B, it cannot be coalesced to a single L1
transaction as data are not continuous: Wf −1 elements are
skipped every Wi+ 2Pad −Wf + 1 elements (Fig. 5a). Also,
if the stride is larger than 1, data between every two elements
are skipped. Reflecting such non-continuous memory access
pattern of each IFmap matrix column, its general memory
access inefficiency can be calculated as:
Elements requested
Elements used
=
(Wi + 2Pad)× Strd
Wi + 2Pad−Wf + 1
(2)
Also, if the coalesced L1 requests made by a warp are not
aligned with the L1 transaction addresses, extra transactions
are requested. Thus, the overall L1 load inefficiency per warp
(MLIIFmap) is calculated by dividing the average L1 requests
made per warp by the number of L1 requests per warp with
perfect address alignment (Eq. 3).
MLIIFmap=
L1 requests made
Warp
× Warp
L1 requests
=dElmts requested
Elmts used
×Bytes
Warp
×L1 requests
Bytes
e× Warp
L1 requests
(3)
Unlike IFmap, the data elements in the filter matrix are fully
continuous in each column. However, based on our profiling
result, Pascal GPU uses blkK size of 4 or 8 depending on the
CTA tile (Fig. 5b, Fig. 5c) which results in accessing multiple
filter matrix columns by a warp of 32 threads. The data
elements in different columns have distant memory addresses
as the address is continuous in the column direction. As each
128B L1 request spans beyond the range of filter data at each
column, loading an IFmap matrix tile has higher inefficiency
MLIFilter than IFmap’s. For Pascal GPUs, considering all
possible cache line address alignments, MLIFilter is calcu-
lated as 2.0 and 2.75 when blkK is 8 and 4 respectively.
Eventually, we calculate the total L1 traffic by multiplying
the size of both GEMM inputs (IFmaps and filters) and their
MLIs as:
TL1 total = GEMM inputs×MLI
= (M×K)×MLIIFmap + (N×K)×MLIFilter
(4)
B. L2 Cache Traffic
In im2col GEMM, the IFmap matrix with many duplicated
data accesses involves high spatial and temporal locality. As
L1 cache is dedicated to a single SM, L1 can capture the reuse
within one CTA’s IFmap tile but not across active CTAs per
SM given its small size (∼32KB). With this assumption, our
L2 model estimates the traffic by identifying the unique data
accesses made in a CTA input tile.
CTA Tile Selection. CTA tile size affects the spatial locality
of the data elements accessed by a CTA; a bigger CTA tile
has more data reuse. It also affects the number of CTAs
per workload and the ratio between math operations and
memory loads per main loop iteration. As it is a critical factor
in modeling memory traffic, we analyze the CTA tile size
((blkM × blkN )× blkK) of the potential convolution GEMM
kernels. Based on our analysis, cuDNN uses three types of
CTA tilings: (128×128)×8, (128×64)×4, and (128×32)×4.
BlkM is fixed to 128 for all tiles and blkN and blkK are
chosen based on the width of the GEMM which equals to Co.
We measure the CTA tile size by different Co (Fig. 6), and
use this as a look-up table to our L2 traffic model.
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Intra-CTA Spatial Locality. We extend the example used in
Section. IV-A to explain our L2 traffic model (Fig. 7). Again,
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Fig. 7: IFmap matrix layout of im2col GEMM. The elements in
blkM×blkK tile are the input for one main loop. Other details on
the figure are described in Section. IV-B.
IFmap elements visited by one filter data are remapped as a
column in the IFmap matrix (¶) and the next column contains
the IFmap data traversed by another filter data (·). Therefore,
a blkM×blkK IFmap tile for one main loop iteration consists of
multiple copies of data that are in continuous address range.
This access pattern entails large data locality shown by the
duplicated data elements in the white dotted boxes. As L1
cache captures the locality within each tile, only the unique
elements are requested to L2. Based on our observation, if
we know the address range of data within one IFmap tile
(difference between the smallest and the largest address), we
can estimate the size of memory requests to L2 in the tile.
To be specific, within each IFmap tile, the accessed address
increases from the top to the bottom and left to the right.
Therefore, using the sum of the address distances between A
and B (both edges of blkM ), and B and C (both edges of blkK),
we can estimate the total accessed data within an IFmap tile.
We first define the address distance between A and B
as DISTV (vertical distance). As the data elements in a
column are the IFmap data traversed by a filter data, we
formulate (DISTV ) as Eq. 5 using the method used in L1
traffic modeling. Also, when IFmap tile width (blkK) spans
over more than one channel, multiple unique DISTV can be
located within an IFmap tile. In Fig. 7, blkK spans over red and
green colored elements each belong to different channel thus
an IFmap tile entails two unique DISTV (addition of the blue
vertical dotted box). Therefore, using the ratio between blkK
and a channel width (Hf×Wf ), the average vertical distance
(A DISTV ) per IFmap can be calculated using Eq. 6.
DISTV = blkM ×
(Wi + 2Pad)× Strd
Wi + 2Pad−Wf + 1
(5)
A DISTV = DISTV ×
blkK
Hf ×Wf
(6)
Next, we define the address distance between B and C of
an IFmap tile as (DISTH) (horizontal distance). Based on our
observation, the distance between two adjacent columns within
the same Wf range is 1 (¸) as they are the traversals of the two
adjacent elements of a filter. However, the distance between
the two columns in different Wf ranges is Wi+2Pad−Wf +1
(¹) which is the width of the filter element traversal on a
IFmap. Also, the alignment of blkK to the filter width (Wf )
affects the number of Wf edges within an IFmap tile; more
Wf edges increases DISTH . Therefore, considering both the
inter-column distances and the alignment of blkK to the IFmap
layout, we calculate DISTH using Eq. 7. Also, if the elements
of more than one data sample are located within a IFmap tile,
multiple unique DISTH can be found within an IFmap tile.
In Fig. 7, the light colored elements belong to a different data
sample which adds another unique DISTH (addition of the
blue horizontal dotted box). The number of samples per IFmap
tile is affected by the ratio between blkM and the size of one
IFmap which is the product of the height and width of an
IFmap or (Wi+2Pad−Wf+1Strd )
2 (assuming height and width are
the same). Reflecting this, we calculate the average horizontal
distance of an IFmap tile (A DISTH) (Eq. 8).
DISTH =
( blkK− 1
Wf
)
×((Wi−Wf + 1) + Strd×(Wf−blkK+1))
+
(Wf − blkK + 1
Wf
)
× (Strd×(blkK − 1)) (7)
A DISTH = DISTH×
(
1 +
blkM(
Hi+2Pad−Hf+1
Strd
)2
)
(8)
In case of 1×1 convolution and FC layers, all IFmap data
elements are unique and there is no data reuse within an IFmap
tile. Therefore, we can simply calculate DISTV as the height
of an IFmap tile and DISTH as its width. The same method is
applied to filter data loads because they are all unique as well.
Finally, using the average distance of IFmap and filter tiles,
the total L2 load traffic within a main loop is calculated by
adding A DISTV and A DISTH . Then, the total L2 traffic for
a conv layer is calculated by multiplying the number of CTAs
(NumCTA) and the number of main loop iterations (Eq. 9).
TL2 total = A DISTGEMM tile ×
GEMM tiles
conv layer
=
(
A DISTIFmap +DISTFilter
)× K
blkK
× NumCTA
conv layer
(9)
C. DRAM Traffic
CTAs in a GEMM kernel share the data in both input
matrices. As L2 cache is shared by all SMs, the CTAs executed
❶ ❷ ❸Filter
IFmap
CTA CTA
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CTA CTA
CTA CTA
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Fig. 8: IFmap and filter data reference at sequences of processing
CTA batches (¶, ·, and ¸)
in parallel by all SMs (a CTA batch) can reuse such shared
data. However, the specific inter-CTA data reuse depends on
CTA scheduling mechanism. Our DRAM modeling assumes
GPU uses column-wise CTA scheduling considering im2col
GEMM’s skinny shape. Then, we estimate the DRAM traffic
by identifying the unique data elements within a CTA batch.
CTA tile array of im2col GEMM is tall as its height is
set by the product of the height and width of a feature, and
the size of the mini-batch. In contrast, its width is relatively
narrow as it equals to the number of output channels. Thus,
im2col GEMM CTA tile array has a high aspect ratio making
it has many orders of magnitude more CTAs in the column
direction than in the row direction. This increases the chance
of the CTAs in the same column to be executed in parallel.
¶ to ¸ in Fig. 8 illustrate the sequences of processing CTA
batches. In this example, the GPU has 20 CTAs and there are
8 SMs so the CTA batch size is 8. At each step, the SMs fetch
the red boxed IFmap and filter data.
At the sequences of ¶, ·, and ¸, many CTAs refer to
the same filter data, which makes the filter data have a short
reuse distance thus increasing their chance to be resident in
L2 cache. Also, each conv layer’s total filter size is generally
only a few mega-bytes maximum for recent CNNs [14], [15],
so we effectively consider filter data as loaded from DRAM
just once. On the other hand, the IFmaps have long rereference
distances between columns of CTA tiles in the CTA tile array.
Therefore, the overlapping IFmap data across ¶, ·, and ¸ are
fetched twice. This makes the effective IFmap data load count
the same as the columns of CTA tiles in the GEMM. Thus,
we calculate the DRAM traffic of IFmap, Filter, and their sum
as:
TDRAM IFmap = IFmap size×
Columns of CTA tiles
CTA tiles array
= (B×Hi×Wi×Ci)×
Columns of CTA tiles
CTA tile array
TDRAM Filter = Filter size
= (Ci×Hf×Wf )× Co
TDRAM total = TDRAM IFmap + TDRAM Filter
(10)
Both IFmap height (Hi) and width (Wi) are zero padded.
Some IFMap data is no used by a 1×1 conv layer with a
stride larger than 1 and is not loaded. These data elements are
excluded from DRAM traffic.
V. PERFORMANCE MODELING
DeLTA predicts conv layer’s execution time and its perfor-
mance bottleneck using the memory traffic estimates extracted
from our memory traffic model. To identify the execution
bottleneck, our model analyzes the compute and memory
access streams in the highly software-pipelined GEMM kernel
each of which uses different GPU resources.
Fig. 9 shows the execution time breakdown of the software
pipelined GEMM main loop [31] (arrows indicate depen-
dencies between execution blocks). Three execution streams
proceed in parallel to maximize resource utilization: the global
load stream (GLS), shared memory access stream (SAS), and
compute stream (CS), that each exercise a different resource.
DRAM → REGpre
SMEM→
REGcmp
MACs
REGpre →
SMEM
SMEM→
REGcmp
SMEM→
REGcmp
SMEM→
REGcmp
SMEM→
REGcmp
SMEM→
REGcmp
SMEM→
REGcmp
SMEM→
REGcmp
MACs MACs MACs MACs MACs MACs MACs
__syncthreads
Single main loop iteration
GSL:
SAS:
CS:
Fig. 9: Execution time breakdown of a software pipelined GEMM
main loop [31]. Three execution streams: global load stream (GLS),
shared load stream (SAS), and compute stream (CS)
First, the global load stream (GLS) loads inputs from the
global memory to the registers for prefetch and then to SMEM.
GLS execution time is determined by both the latency to load
data from the global memory and to store it to SMEM. The
total load time consists of the (empty) pipeline latency and the
transfer latency. The pipeline latency is the data flight time and
it includes cache tagging, buffer pipelining, and all circuit data
paths. Pipeline latency is fixed regardless of memory traffic,
however, data transfer time increases with the data volume
because of the limited bus bandwidth. DeLTA calculates GLS
execution time by comparing the load latency from L1, L2, and
DRAM using the traffic estimated by our memory traffic model
(Eq. 11). In Eq. 11, the load latency from each level is the
sum of its pipeline latency (LATlevel) and the per-main loop
volume (TpLlevel) divided by bandwidth (BWlevel). NumSM
is the number of SMs per GPU.
tGLS =max
(
LATL1 +
TpLL1
BWL1
, LATL2 +
TpLL2
BWL2/NumSM
,
LATDRAM +
TpLDRAM
BWDRAM/NumSM
) (11)
Second, the shared memory access stream (SAS) loads the
prefetched data from the SMEM to registers. The execution
time of SAS is bound by the SMEM bandwidth and the data
volume of both the SMEM loads and the SMEM stores (from
GLS). This is because the loads from SMEM share the same
data path with the stores to SMEM. The data volume of the
SMEM stores is set by the CTA blocking factors (blkN +
blkM )×blkK . Then, the SMEM loads transfer the stored data
to registers for computation of each warp (Fig 3), thus their
data volume is set by the warp blocking factors (blkWN +
blkWM )× blkK multiplied by the number of warps per CTA
(Numwarps). We calculate the SAS execution time per main
loop by dividing the data volume of the SMEM stores and
SMEM loads by their respective bandwidth Eq. 12.
tSAS =
(blkM+blkN )×blkK
BWSMEM ST
+
(blkWM+blkWN )×blkK×Numwarps
BWSMEM LD
(12)
Finally, the compute stream (CS) performs matrix multipli-
cation and accumulation (MAC) operations and its execution
time is determined by the compute throughput per SM. The
GEMM kernel interleaves pieces of SAS over CS to hide the
SMEM access latency. Therefore, if CS is the execution time
bottleneck, the loop execution time is the number operations
divided by MAC bandwidth (BWMAC):
tCS =
blkM × blkN × blkK
BWMAC
(13)
Global loads
Pipe latency Transfer latency SEME store latency MAX(MACs,SMEM access)
SMEM stores
max(tCS, tSAS)tGSL
(a) Simplified CTA GEMM main loop execution timing model
CTA1
CTA2
CTA3
= 3x tCS (or tSAS)Loop execution timeActive CTAs
(b) Case 1. max(tCS , tSAS) ≥ tGLS
= tGLS
CTA2
CTA3
tCS
Loop execution time
Active CTAs
CTA1
(c) Case 2. tGLS ≥ tCS ×NumACT CTA
CTA2
CTA3
CTA4
Loop execution time
Active CTAs = 4x tCS (or tSAS)
CTA1
(d) Case 3. max(tCS , tSAS)×NumACT CTA ≥ tGLS
CTA2
CTA3
Loop execution time
Active CTAs = 3x tBW
CTA1
(e) Case 4. max(tL1 BW , tL2 BW , tDRAM BW ) ≥ tCS
Fig. 10: A GEMM loop execution model of active CTAs with
different GPU resource bottlenecks.
Multi-CTA Interleaving. When a SM has multiple active
CTAs, tGLS can be further hidden by other CTAs’ tSAS or
tCS . Especially, the execution time prediction in the context
of CTA interleaving is important for GPU with high compute
throughput. This is because tCS per main loop can be shorter
than tGLS thus needs multiple CTAs’ tCS to hide the load
latency. The number of active CTAs per SM is set by the ratio
between CTA’s resource requirement and the size of registers
and SMEM per SM. Since the highly-optimized GEMM
kernel in cuDNN aggressively reuses registers to increase the
number of active CTAs per SM, we use the hardware profiled
information for accurate modeling.
Given multiple CTAs to interleave, we model the execution
time of the active CTAs with four potential resource bottleneck
cases (Fig. 10). The examples (case 1–4) have multiple CTAs
to interleave and each row is the time slot for one CTA. We
use the simple CTA loop execution time model depicted in
Fig. 10a as the base. The computes and SMEM accesses are
spread over a loop iteration (gray background color).
In case 1, the loop execution time per CTA is bottlenecked
by tCS or tSAS so we calculate the loop execution time of
a CTA batch by adding max(tCS , tSAS) of all active CTAs
per SM. Second, if tCS of all CTAs is shorter than tGLS but
longer than the memory transfer latency, the loop execution
time per CTA batch equals to a single CTA’s tGLS (case 2).
In this case, each SM has insufficient number of CTAs to hide
the loads from the global memory so SM resources are wasted
until the entire data arrives for the next loop iteration. Third,
if a SM has many CTAs to interleave, tGLS can be completely
hidden by the time for computation or SMEM access (case 3).
Finally, if the memory bandwidth becomes the bottleneck due
to the high data transfer time (red portion), CTA batch loop
execution time is mostly dependent on the data transfer time
of the active CTAs (case 4). DeLTA estimates the loop time
by comparing the four possible performance bottlenecks.
GEMM Prologue & Epilogue. Unlike the GEMM main
loop routine, GEMM prologue and epilogue are only con-
strained by the latency to the global memory or memory band-
width. For GEMM prologue, considering its small memory
access count, we model its impact only for the first CTA
assuming the others are hidden by CTA interleaving (Eq.
14). However, GEMM epilogue is not negligible as it has
many memory accesses of blkM × blkN and all its output are
written to the global memory. Therefore, we add the DRAM
transfer time of each CTA epilogue to the SM execution time.
However, when performance is bottlenecked by the bandwidth
of a specific memory level, we use its transfer time (Eq. 15).
Given the execution time of the main loops, prologue,
and epilogue, we drive the total execution time of all CTAs
allocated per SM by different execution constraints (Eq. 16,
17, and 18). Eq. 16 is used to compute the execution time of
case 1 and 3. Eq. 17 and Eq. 18 are used for the case 2 and 4
respectively (Eq. 18 drives three sub-results each for L1, L2,
and DRAM BW). Then, the largest value of Eq .16, 17, and
18 becomes the per-SM execution time and its performance
bottleneck. Also, as CTAs are not often distributed to all SM,
the execution time of the SM with the largest CTAs becomes
the eventual conv layer execution time.
VI. EXPERIMENT METHODOLOGY
Device Specification. We compare the data traffic and perfor-
mance estimates to the measured data on two Pascal GPUs
(TITAN Xp and P100) [32] and one Volta GPU (V100) [6]
(Tab. I). The profiled memory traffic and execution cycles are
the mean of 10 measurements. Also, since the memory access
latencies and bandwidths are not specified by NVIDIA, we
measure the access latency and bandwidth to L1, L2, and
tPrologue =
(
LATDRAM +
blkM×blkN
BWDRAM/NumSM
)
+
(
LATSMEM +
blkM×blkN
BWSMEM ST
)
+
( (blkWM+blkWN )×blkK×Numwarps
BWSMEM LD
)
(14)
tEpilogue =
blkN×blkM
BWDRAM
, tEpilogue bottleneck =
blkN×blkM
BWBottleneck(L1, L2, DRAM)
(15)
tMAC(sm)(SMEM(sm)) = tPrologue +
(
tCS(tSMEM )× KblkK + tEpilogue
)× NumCTA
NumSM
(16)
tDRAM LAT(sm) = tPrologue +
(
tGLS +max
( tCS
blkK
, tSAS
blkK
))× K
blkK
+ tEpilogue
)× NumCTA/NumSM
NumACT CTA
(17)
tMEM BW(sm) = tPrologue +
(
max(tL1 BW , tL2 BW , tDRAM BW )× KblkK + tEpilogue bottleneck
)× NumCTA
NumSM
(18)
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Fig. 11: L1, L2, and DRAM traffic estimates for the conv layers by DeLTA normalized to the measured values on three different GPUs
DRAM using microbenchmarks (both new and from prior
work [33]).
Tab. I: GPU device specifications
Specifications Pascal TITAN Xp Pascal P100 Volta V100
NumSM 30 56 84
Core clock 1.58 GHz 1.2GHz 1.38GHz
BWMAC (FP32) 12134 GFLOPS 8602 GFLOPS 14837 GFLOPS
SizeREG 256 KB/SM 256 KB/SM 256 KB/SM
SizeSMEM 96 KB/SM 64 KB/SM ≤94 KB/SM
BWL1 92 GB/s/SM 38.1 GB/s/SM 94.1 GB/s/SM
BWL2 1051 GB/s 1382 GB/s 2167 GB/s
BWDRAM 450 GB/s 550 GB/s 850 GB/s
SizeL2 3MB 4MB 6MB
Benchmarks. We evaluate DeLTA on the conv layers of four
popular CNNs (AlexNet [1], VGGNet [5], GoogLeNet [14],
and ResNet [15]) used for ImageNet dataset training and
prediction [34]. Because many conv layers in these CNNs
share configurations, we show the results on the unique subset.
Unless specified, a mini-batch size of 256 is used for all
evaluated layers. We use cuDNN ConvolutionForward API
with IMPLICIT PRECOMP GEMM algorithm to run conv layers
compiled with CUDA v8.0 and cuDNN v7.0.
VII. EVALUATION
A. Memory Traffic Model
Fig. 11 shows DeLTA estimates of data traffic for L1, L2,
and DRAM normalized to the measurement of three different
GPUs for all unique layer configurations of the 4 evaluated
CNNs. Both TITAN Xp and P100 use the same kernels and
have an L1 request size of 128B so the measured and predicted
L1 traffic is the same for both. DeLTA shows high accuracy
with a (7.9% standard deviation). We are unsure of the L1
request size for Volta and experimented with 32B, 64B, and
128B granularity settings for DeLTA. We observed the best
match to measurements with 32B L1 requests and DeLTA
matches measured GV100 results with a shows geometric
mean absolute error (GMAE) of 6.9% (13.3% stdev).
The modeled L2 traffic has a larger variation in error than
L1 traffic. L2 traffic is the result of misses in L1 and our model
makes the simplifying assumption that there is no overlap in
data access to L1 between different CTAs. We hypothesize that
the greater error is indeed the result of multiple concurrent
CTAs reusing some data in L1. Two observations from the
result strongly support our hypothesis. First, DeLTA over-
estimates traffic primarily for layers that have larger features,
which lead to greater opportunity for reuse between CTAs.
Second, we see larger modeling errors for V100 than P100 and
Titan XP. The V100 architecture has larger L1 caches (unified
with SMEM) [6] that can also contribute to more reuse across
CTAs. Overall, DeLTA is still quite accurate with the GMAE
and standard deviation (in parentheses) being 4.2% (7.2%) for
Titan XP, 6.2% (14.4%) for P100, and 12.4% (25.0%) for
V100.
The modeled DRAM traffic is very accurate overall with a
few notable outliers. Some of the layers in GoogLeNet and and
ResNet have very small memory footprints that can completely
fit within the L2 cache. The profiler we use to measure results
reports anomalous numbers for these layers that suggest the
impossible scenario where less data is read from DRAM
than the actual footprint, leaving DeLTA with a large over-
0.1
1
10
100
0.1
1
10
100
DeLTA Prior methodology
All Conv layers under evaluation All Conv layers under evaluation
5x5 & 7x7 filters
1x1 filters
(a) L2 traffic comparison (b) DRAM traffic comparison
0.1
1
10
1 0
No
rm
ali
ze
d 
da
ta
 tr
affi
c 
Fig. 12: L2 and DRAM traffic estimates by DeLTA and prior
methodology normalized to TITAN Xp measurement
estimation. We attribute this to measurement errors and ignore
these > 2× errors from the average numbers reported below.
The other source of large modeling error relates to L2 cache
behavior and CTA scheduling. DeLTA underestimates DRAM
traffic for VGG16-conv1, GoogLeNet-4e 5×5, and a few
ResNet152 layers. Our analysis indicates that these errors
result from DeLTA identifying potential data reuse in L2
between CTAs that is not exploited by the hardware. For
example, VGG16-conv1 uses large IFmaps 224×224 with a
small filter stride of 1. This leads to a large overlap between
layers given DeLTA’s assumptions on scheduling, which do
not manifest in practice. Overall, the DRAM traffic model
shows small GMAE (with standard deviation) of 2.8% (10.3%)
for Titan Xp, 6.2% (14.4%) for P100, and 10.2% (9.2%) for
V100 (without the anomalous measurements).
Memory Traffic Comparison with Prior Models. Fig. 12
compares the normalized data traffic for all unique conv layers
under evaluation for DeLTA and the prior models [8], [10].
As the prior models assume 100% cache miss rates for both
levels of caches, we apply the L1 load traffic to both L2 and
DRAM. Both L2 and DRAM traffic assumed by the prior
models are far from the measurements because these prior
models ignore the high data reuse in the conv layers. The
deviation is relatively small for layers with 1×1 filters due
to the low data reuse but the large filters have very large
errors. These errors are multiple factors (up to nearly 100×)
larger than those of DeLTA, and lead to wrong conclusions
about performance bottlenecks of modern GPUs with their
large arithmetic to memory throughput ratios.
B. Performance Model
Fig. 13 and Fig. 14 show the performance estimations
vs. the measured data on TITAN Xp and TESLA V100
respectively, along with their bottlenecks. The GMAE is 6.0%
and 6.5% for TITAN Xp and V100 respectively. Although
highly accurate, DeLTA underestimates the execution time
for some layers regardless of their bottlenecks. One major
reason is that the estimated memory traffic is uniform across
each CTA’s GEMM main loop but the actual data traffic
is not. For example, if the data fetched by one iteration is
reused in the next, the first iteration execution time is bound
by the data loads but the second iteration is constrained
by arithmetic throughput. Such non-uniform execution time
bottlenecks make DeLTA provide conservative estimates that
represent worst-case performance.
Our evaluation shows that arithmetic throughput is the major
performance bottleneck (90% of evaluated layers), which is
expected due to the high data reuse of im2col GEMM. We also
observe that some layers are bottlenecked by other resources.
L1 BW restricts the first conv layer of AlexNet on TITAN
Xp due to its poor L1 transaction efficiency. Many layers in
GoogLeNet are bottlenecked by DRAM BW or latency. The
layers bottlenecked by DRAM latency do not have enough
CTAs to hide the load latency. The layers restricted by DRAM
BW have more CTAs to interleave thus saturate the DRAM
channels.
Performance Estimation with Different GPUs. Fig. 15a
compares the performance estimation distribution for the three
GPUs. DeLTA estimates performance best for Titan XP, but the
overall accuracy is quite good For P100 and V100 as well with
a robust low-variance estimation (10% standard deviation).
The outliers correspond to those layers for which data traffic
is poorly estimated because of dynamic behavior, as explained
above.
Performance Model Comparison. Fig. 15b compares the
normalized performance estimation results of DeLTA and the
models; while prior work advocated using a 1.0 miss rate,
we sweep a range of miss rates in the figure. Compared to
DeLTA, the other models show wider estimation errors and a
larger number of outliers. With the 1.0 miss rate advocated by
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Fig. 13: Conv layer execution time estimates by DeLTA normalized to TITAN Xp’s and their performance bottlenecks
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Fig. 14: Conv layer execution time estimates by DeLTA normalized to TESLA V100’s and their performance bottlenecks
the prior models, the layer execution time is over-predicted
by 1.8× on average and up to 7×. The prediction error
for the models using fixed miss rates becomes significantly
larger when compute throughput scales as many layers become
memory system resource bottleneck.
(a) Performance prediction 
on different GPUs
(b) Comparison to the 
fixed miss rate (MR) models
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Fig. 15: Execution time estimates normalized to TITAN Xp’s
C. GPU Scaling Study
We use DeLTA to explore GPU designs for efficient CNN
performance scaling with less HW resources. We use the entire
152 conv layers in ResNet152 to evaluate the potential speedup
over the Titan Xp baseline. As almost all compute kernels
of ResNet are conv layers, its performance is dominated by
their execution time. Tab. 16a shows the design options used
in our experiment. Option 1 and 2 represent the conventional
way to improve GPU performance, which keeps SM resources
constant and scales the number of SMs and L2 and DRAM
BW. These options are expensive as each extra SM involves
the entire SM resources such as registers, SMEM capacity
and BW, and L1. For the other design options, we use the
resource bottleneck information from DeLTA to minimally
scale independent resources for efficient performance gain.
Fig. 16b shows the normalized performance gain for the
different design options with their performance bottlenecks
shown in Fig. 16c. DeLTA predicts that increasing the number
of SMs by 2× and 4× along with L2 and DRAM BW
improves ResNet forward propagation performance by 1.9×
and 3.4×, respectively. The limiting factor is memory BW
increase, which restricts pipelined GEMM epilogue and some
layers with larger memory BW requirements. Given conv
layers are compute throughput hungry, options 3 and 4 increase
only the per core arithmetic throughput by adding more MAC
units. However, their performance headroom is only 2× with
most layers bottlenecked by DRAM BW and SM resources.
Based on these observations, option 5 minimally increases
resources to avoid bottlenecks, showing similar performance
gains to option 2 with far lower hardware resource increases.
Option 6 further increases compute throughput but DeLTA
shows that now L2 BW becomes the limiter. From option
7 to 9, we increase the size of the GEMM tiles given the
high compute throughput to memory bandwidth ratio. Such
GEMM parameter choices are only beneficial for GPU designs
with high arithmetic throughput, otherwise the performance
is restricted by the memory system BW. Design option 8
Resources TitanXp 1 2 3 4 5 6 7 8 9
NSM 1X 2X 4X 1X 1X 1X 1X 1X 2X 1X
MACBW / SM 1X 1X 1X 2X 4X 4X 6X 8X 4X 8X
REGSSIZE / SM 1X 1X 1X 1X 1X 2X 2X 3X 2X 3X
SMEMSIZE / SM 1X 1X 1X 1X 1X 2X 2X 3X 2X 3X
SMEMBW / SM 1X 1X 1X 1X 1X 2X 2X 3X 2X 3X
L1BW / SM 1X 1X 1X 1X 1X 1.5X 2X 2X 2X 2X
L2BW 1X 1.5X 2X 1X 1X 1.5X 1.5X 2X 2X 2X
DRAMBW 1X 1.5X 2X 1X 1X 1.5X 2X 2X 2X 3X
CTA tile H,W 128 128 128 128 128 128 128 256 256 256
(a) GPU design options. Each column indicates a GPU design choice and
xX indicates the magnitude of increase.
(b) Speedup normalized to
TITAN Xp
(c) Performance bottleneck 
distribution  of each design option
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Fig. 16: GPU resource scaling and speedup of conv layers in ResNet
increases the number of SMs by 2×, but DeLTA shows that
increasing DRAM BW is more beneficial than doubling the
SM resources (option 9).
Using DeLTA and a model of hardware resource costs, opti-
mizing a future GPU for CNNs becomes a convex optimization
problem. However, modeling precise hardware resource costs
is outside the scope of the paper.
VIII. CONCLUSION
In this paper, we introduce DeLTA which accurately models
the memory traffic of a convolution layer at all memory
hierarchy levels of a GPU. This is novel and unique in both
accounting for the complex memory reuse and execution pat-
terns of im2col which is the most-commonly used convolution
algorithms for accelerating CNNs on GPUs. We use the traffic
estimates to model the expected performance of a convolution
layer on a GPU, where all important GPU characteristics are
parameterized to enable the rapid identification of bottlenecks
and the evaluation of design tradeoffs. We show how this can
be used to explore the design space and better tune resource
provisioning for CNNs when compared to equally scaling all
resources or ignoring the need for higher memory bandwidth
as arithmetic throughput increases.
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APPENDIX
A. Memory Traffic Estimates Sensitivity to Convolution Con-
figurations
We analyze the sensitivity of our memory traffic model to
artificial conv layers. We use 256 input channels, a 13×13
IFmap, 128 output channels, a 3×3 filter, and stride 1, which
is a commonly-used conv layer configuration [14], [15]. Then,
we sweep each of these parameters to observe the model’s
sensitivity. Fig. 17 shows the predicted data traffic at L1, L2,
and DRAM channels, which are normalized to the measured
data traffic on a TITAN Xp GPU.
Sensitivity to output channel count. For different output
channel counts, DeLTA shows geometric mean absolute error
(GMAE) of 3.7%, 8.4%, and 3.7% for L1, L2, and DRAM
respectively (Fig. 17a). The number of output channels affects
the CTA tile width and the error is correlated with this CTA
tile width (black line). Based on our profiled data, narrow
CTA tiles (32 and 64) use blkK size of 4 rather than 8
and this makes one warp access multiple distant filter data
columns (Fig. 5), which increases L1 load inefficiency. In case
of DRAM traffic, using a narrow CTA tile divides the GEMM
matrix into more CTA tiles, increasing the number of CTA
columns. As DeLTA calculates DRAM traffic by multiplying
the IFmap matrix size and the number of columns of CTA tiles,
data reuse between the columns can increase the error. The
L2 estimates show the opposite error trend, which is because
the ratio between blkK and the filter size is used to calculate
DISTH .
Sensitivity to input channel count. In general, the esti-
mated traffic is not sensitive to the number of input chan-
nels (Fig. 17b). Across different input channel counts rang-
ing from 16 to 512, DeLTA shows only 4.1%, 5.7%, and
1.2% GMAE compared to measurements for L1, L2, and
DRAM load traffic, respectively. DRAM traffic error has larger
variation showing localized drops at some points, which are
correlated with local peaks in the measured DRAM traffic
(black line). These are potentially caused by working set
alignment to L2 cache associativity that may lead to cache
thrashing, which is not considered in our model. Although
DeLTA cannot predict such points, its estimated traffic follows
the trend across different input channel counts with very small
error.
Sensitivity to feature size. DeLTA over-predicts all data
traffic of layers with small IFmap sizes (e.g., Hi × Wi <
20) (Fig. 17c). For L1, decreasing IFmap size increases
the range of data that a warp loads and therefore the load
inefficiency. Our L1 model slightly overestimates the L1 traffic
when the IFmap size is small. For large IFmaps, the predicted
L1, L2, and DRAM traffic exhibit small error.
Sensitivity to mini-batch size. The mini-batch size does
not affect the im2col GEMM data layout. Therefore, both L1
and L2 traffic prediction results have very small variation for
different mini-batch sizes ranging 16 to 512 Fig. 17d. When
the memory footprint size of the workload is close to the
L2 cache capacity, DRAM traffic is slightly overestimated
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Fig. 17: Predicted L1, L2, and DRAM traffic by DeLTA using
artificial conv layer configurations (normalized to the measurement).
and deviates by up to 10% compared to measurements. We
again observe localized drops in accuracy at some mini-batch
sizes (maximum 20%). We believe this is caused by L2 cache
thrashing, as explained earlier.
B. DRAM Latency and Effective Bandwidth Measurement
Fig. 18 shows the turnaround latency to DRAM and the
effective bandwidth at DRAM channels, which we measure
on three GPU devices (TITAN Xp, P100, and V100) used for
our experiment. We use a micro benchmark which generates a
stream of DRAM traffic with increasing volume per time unit.
When the DRAM traffic is small, the measured DRAM latency
does not change with increasing memory access intensity.
This is because the DRAM data channel is not busy and
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Fig. 18: DRAM latency and effective DRAM bandwidth of different
GPU devices measured using a micro benchmark.
there is no or minor DRAM bank conflicts. The DRAM
latency measured in this range is what we defined as physical
latency in Section. V. As the memory traffic intensity increases
further, the measured DRAM turnaround latency exponentially
increases. At this point, the large amount of traffic bottlenecks
the DRAM data bus thus the transactions are stuck in the
queue. We use the DRAM bandwidth measured for the peak
DRAM channel bandwidth. Due to DRAM bank interleaving
conflicts, the measured effective DRAM bandwidth is smaller
than the theoretical maximum bandwidth of the GPU devices.
C. Execution Cycle Comparison
Fig. 19 compares the estimated execution cycles of the conv
layers used in four modern CNNs to the measured cycles on
Pascal TITAN Xp. The execution cycles are different by an
other of magnitude depending on the convolution configura-
tion, and DeLTA shows high estimation accuracy regardless
of the total execution cycles.
D. Memory Traffic Comparison
Fig. 20 compares the memory traffic at L1, L2, and DRAM
channels that are estimated using our model and measured
on NVIDIA TITAN Xp GPU. DeLTA shows highly accurate
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Fig. 19: The estimated execution cycles by DeLTA and the measure-
ment on TITAN Xp.
memory traffic prediction regardless of convolution kernel’s
total memory traffic volume.
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Fig. 20: Comparison of the model estimated L1, L2, and DRAM traffic to the measured data on NVIDIA TITAN Xp GPU.
